(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization International Bureau



. I NEDIG DINGGOLDO DE BIBLO DEBIG DELLO DE BIBLO DELLO D

(43) International Publication Date 28 December 2000 (28.12.2000)

PCT

(10) International Publication Number WO 00/79845 A1

- (51) International Patent Classification7: H05K 1/00, 3/46
- (21) International Application Number: PCT/SE00/01011
- (22) International Filing Date: 13 June 2000 (13.06.2000)
- (25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data: 9902300-4

17 June 1999 (17.06.1999) SE

- (71) Applicant: TELEFONAKTIEBOLAGET LM ERICS-SON (publ) [SE/SE]; S-126-25 Stockholm (SE).
- (72) Inventor: HARJU, Thomas; Stora Skogsvägen 31, S-433 70 Sävedalen (SE).
- (74) Agent: ERICSSON RADIO SYSTEMS AB; Common Patent Department, S-164-80 Stockholm (SE).


- (81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CR, CU, CZ, DE, DK, DM, DZ, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZW.
- (84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

Published:

- With intérnational search report.
- Before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments.

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: AN ARRANGEMENT FOR MOUNTING CHIPS IN MULTILAYER PRINTED CIRCUIT BOARDS



(57) Abstract: The present invention relates to an arrangement concerned with multilayer printed circuit boards that enables cavities in said board to be utilised more effectively. A substrate (14) that includes a chip (16) which is connected to the microstrips (17) of the substrate (14) by means of bonding wires (18) is placed on a bonding shelf (13) with the chip (16) orientated towards the bottom of the cavity (6). The microstrips (17) on the substrate (14) therewith come into contact with the microstrips (12) on the bonding shelf (13). The earth plane (15) of the substrate (14) is connected to the upper earth plane (2) by means of bonding wires (19). The

79845 A

WO 00/79845 PCT/SE00/01011

AN ARRANGEMENT FOR MOUNTING CHIPS IN MULTILAYER PRINTED CIRCUIT BOARDS

FIELD OF INVENTION

5

The present invention relates to a multilayer printed circuit board, and more specifically to an arrangement for mounting components, preferably chips, more densely in such printed circuit boards.

10

15

BACKGROUND OF THE INVENTION

Many different sorts of multilayer printed circuit boards are known to the art. LTCC (Low Temperature Co-fired Ceramic) will be used hereinafter as an example, although it will be understood that the invention can also be applied in other types of multilayer printed circuit boards.

Briefly, multilayer printed circuit boards are manufactured in the following way. There is obtained on the basis of a printed circuit board design a drawing that contains necessary information, such as the number of layers, the appearance and dimensions of the patterns on the various layers, the locations at which different layers shall contact one another, and so on.

25

30

Each layer per se is rolled out from a ceramic mass to a predetermined thickness on a plastic film; this is a so-called tape. Different patterns are punched from these tapes in accordance with the design; among other things, the outer edges of the board, the marks that are later used to match the layers together, and holes for binding different layers together with so-called vias.

Subsequent to configuring the layers, the via holes are filled with a suitable conductive material. The patterns are then

printed on each of the layers. A common method in this respect is to use screen printing to correctly position the conductors. These conductors may consist of gold, silver or some other suitable conductive material. When the patterns are in place, the various layers are placed one upon the other until all layers are in position.

The whole of the printed circuit board is then placed under pressure, inserted into an oven and baked immediately (Cofired) at a relatively low temperature, 700-800 degrees centigrade (Low Temperature), wherewith the ceramic mass is sintered and transformed to a ceramic. Subsequent to this curing or hardening process, it is usual to speak of layers instead of tapes.

15

10

the case of applications for high frequency signals, particularly within the microwave field, it is not always possible to use traditional conductors, since this would result in unacceptable losses and disturbances. A normal requirement in the case of microwave signals is the presence of an earth 20 plane above or beneath a conductor, this earth plane following the conductor. When a conductor only has an earth plane on one side it is called a microstrip. These strips are normally arranged so that they have the printed circuit board on one side and air or a similar dielectric on the other side. In 25 other cases, it is desirable that the conductor is surrounded by both an upper and a lower earth plane, this conductor then being called a stripline. When the distances between a stripline and the earth planes are the same on both sides of the conductor, it is said that the stripline is symmetrical. 30 One advantage afforded by striplines is that radiation from the conductors is small when, e.g., transmitting signals in the microwave range in so-called stripline-mode, which is reason why such signals are often transmitted in this way. 35 Microstrips and striplines can be easily provided in multilayer

WO 00/79845 3 PCT/SE00/01011

printed circuit boards, and are consequently often used to this end. In order to enable conductors to be surrounded by earth planes, conductor planes and earth planes are normally disposed alternately in the printed circuit board.

5

10

Apart from the possibility of mounting chips, for instance MMIC (Monolithic Microwave Integrated Circuit), on a multilayer printed circuit board, it is also possible to mount chips in said board. This is achieved by placing the chip on the earth plane or some other carrier in a cavity, and connecting the chip to a signal carrying layer by means of bonding wires. This is shown in Figure 1, where the chip is connected to a microstrip in a known manner.

One problem that occurs when a chip is mounted in a multilayer printed circuit board in accordance with the aforesaid method is that the board will contain cavities. A cavity means a loss in board volume. This lost volume cannot then be used effectively in the construction of the board.

20

25

JP-07221211 describes an arrangement for mounting two chips in a cavity that enhances the utility of the area of a printed circuit board. This known solution involves mounting a substrate above the cavity. The substrate is connected to the printed circuit board electrically by means of a number of vias, and its underside includes a chip. Only two chips can be mounted in the cavity through the medium of this arrangement. Moreover, the substrate is placed on top of the board, therewith increasing board thickness.

30

35

SUMMARY OF THE INVENTION

The present invention addresses the problem of enabling cavities in multilayer printed circuit boards to be utilised more effectively.

One object of the present invention is to provide an arrangement for multilayer printed circuit boards which will enable cavities in the board to be utilised more effectively.

5

In brief, the present invention provides an arrangement which lies in a cavity and with which components, for instance, chips, can be mounted on at least the underside thereof.

10 The inventive arrangement is characterised by the features set forth in the accompanying Claim 1.

Advantageous embodiments of the inventive method will be evident from the depending Claims 2-7.

15

20

25

One advantage with this solution to the problem resides in a compact method of constructing multilayer printed circuit boards in which the construction height is utilised in a manner that enables chips to be mounted in superimposed relationship instead of juxtaposed relationship. This enables the surface of the board to be utilised more effectively.

The invention will now be described in more detail with reference to preferred embodiments thereof and also with reference to the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 is a cut-away view of a multilayer printed circuit board and shows a known method of mounting a chip in a cavity, said board being seen from one side thereof.

Figure 2 is a view similar to the view of Figure 1, showing a basic embodiment of the inventive arrangement.

WO 00/79845 5 PCT/SE00/01011

Figure 3 illustrates in perspective and in greater detail part of the arrangement according to the invention.

Figure 4 is a view essentially the same as the view in Figure 1, and illustrates in simple fashion another embodiment of the inventive arrangement.

DESCRIPTION OF PREFERRED EMBODIMENTS

10 Figure 1 is a cut-away view of a multilayer printed circuit board 20 seen from one side of the board. The reference numeral 1 identifies a number of layers, which need not necessarily have the same thickness and on which there is normally mounted conductors of some kind, for instance earth planes 2, 10, signal carrying conductors in the form of a microstrip 4, a symmetric stripline or, as in the illustrated case, an asymmetric stripline 3 or some other appropriate conductor.

If required, each of the aforesaid conductors may be disposed 20 on more than one layer 1. The order in which the conductors are disposed, seen from above or from below, may be varied if so desired. None of these variants has been shown in any of the Figures for the sake of clarity, and all conductors have therefore been shown arranged on only one layer although this will not be interpreted as meaning that the conductors are 25 solely arranged in this particular layer. Moreover, an earth plane may be arranged in an overlying or underlying layer such as to follow the conductor for which it shall constitute an earth plane. This enables an earth plane to be active without unnecessarily covering a wide surface, said earth plane solely 30 the conductor and immediately above extending sufficiently wider than said conductor. This enables different conductors to be disposed on one and the same layer 1.

A cavity 6 penetrates through both the upper earth plane 2 and a number of layers 1, down to an underlying earth plane 10. The cavity 6 narrows on at least one side of the stripline 3. This results in a transition of the stripline 3 into a microstrip 4 (which only has an earth plane on one side thereof). The region, the shelf, in which the microstrip 4 is located is often called a bond shelf 5. Located furthest down in the cavity 6 is a component, often a chip 7, which can be connected directly to the earth plane 10. This chip 7 is connected to the microstrips 4 on the bond shelf 5 by means of a number of electric contact conductors 8, for instance bonding wires.

5

10

15

20

25

30

35

As before mentioned, this arrangement means that parts of the cavity 6 are not utilised. Moreover, the entire cavity and the components disposed therein are unprotected.

Figure 2 is a view similar to the view of Figure 1, showing a basic embodiment of the inventive arrangement. As in Figure 1, Figure 2 shows a number of layers 1, two earth planes 2, 10, a cavity 6 with microstrips 4 on a bonding shelf 5, and a chip 7 connected to the microstrips 4 by means of bonding wires 8.

Among other things, the actual inventive arrangement comprises an earth plane 35 and a further number of microstrips 12 mounted on a bonding shelf 13, wherewith said microstrips 12 may pass or transit into a number of striplines 11. The bonding shelf 13 of the Figure 2 illustration is located further up in the cavity 6 than the earlier mentioned bonding shelf 5. The bonding shelf 13 acts as edges on which a substrate 14 is placed and optionally secured. The substrate 14 includes a core 34, a pair of earth planes 15, 30 and a number of signal-carrying conductors, microstrips 17. An insulating surface 32 is provided between each microstrip 17 and earth plane 30, in order to avoid electric contact between the earth plane 30 and the microstrips 17, when these are mounted on the same side of

WO 00/79845 7 PCT/SE00/01011

the substrate 14. Mounted on the earth plane 30 is a component, in the illustrated case a chip 16, which is connected to the microstrip 17 by means of electric contact conductors (bonding wires) 18.

5

10

15

20

The substrate 14 is orientated in the cavity 16 such that its second earth plane 15 will be directed upwards, whereas the chip 16 is directed inwards. When the substrate 14 orientated in this way, the microstrip 17 and the earth plane 30 will also face towards the bottom of the cavity 6. This means that the microstrips 17 on the substrate 14 will be in electric contact with the microstrips 12, when the microstrip 17 extend essentially out to the edges of the substrate 14. Analogously, the earth plane 30 will be in electric contact with the earth plane 35 on the bonding shelf 13. The other earth plane 15 of the substrate 14 is in electric contact with the upper earth plane 2 of the board 20 by virtue of a number of electric contact conductors, in the illustrated case bonding wires 19. The second earth plane 15 may also be earthed by means of vias (not shown in the Figure) extending between the two earth planes 15, 30 of the substrate 14. This obviatos the need for bonding wires 19.

In order to secure the electric contact between the bonding shelf conductors and the substrate conductors, the substrate 14 is glued or soldered to the bonding shelf 13, or affixed thereto in some other suitable manner.

It may be desired, or necessary, that no signal carrying conductor is located essentially immediately beneath each other as seen in the cross-direction of the board 20, and that an earth plane is located between said conductors, since this may give rise to interference among other things. For this reason, the printed circuit board 20 includes an earth plane 31 disposed between the strip line 3 and the conductors 11, 12. As

before mentioned, however, it is unnecessary for an earth plane to extend over a full layer 1.

Other solutions for preventing conductors from being located "adjacent" to one another are known to the art. For instance, the stripline 3 and the conductors 11, 12 may be disposed so that not all conductors will lie in the plane of the paper of Figure 2. The aforesaid problem will not exist generally when the stripline 3 extends sufficiently far above or beneath the plane of the paper, since the conductors 11, 12 are located in the plane of said paper. In this latter case, it may also be that the stripline 3 and the stripline 11 are in direct electric contact with each other. This can be achieved, for instance, by connecting the stripline 3, which in the present case does not lie in the plane of the paper, to a via not shown in the Figure. The via extends through the layers 1 until it reaches the layer containing the microstrip 11, where it connects with a microstrip, which leads to the plane of the paper, where it is in contact with said microstrip 11.

20

25

30

35

5

10

15

1959

Although not shown in the Figure for the sake of clarity, a chip may also be disposed on the earth plane 15 of the substrate 14 if desired, i.e. on top of the substrate 14. In this case, the chip is connected to a number of conductors either analogously with the connection of the chip 16 to the printed circuit board 20, or by means of bonding wires that connect directly to conductors disposed on a layer 1.

Figure 3 describes the substrate 14 in more detail. The Figure shows the substrate 14 upside down in comparison with Figure 2, and also in perspective. As in the earlier Figure, Figure 3 shows a core 34 and a chip 16 mounted on the earth plane 30 and connected to microstrips 17 by means of bonding wires 18. Figure 3 also shows the surface of section in Figure 2, with a broken line. The Figure clearly shows that both microstrips 17

and earth plane 30 extend essentially to the edges of the substrate 14. The microstrips 17 are disposed close to the edges of said substrate, whereas the earth plane 30 can cover the remainder of the substrate surface on this side, with the exception of a number of surfaces 32 provided between the microstrips 17 and the earth plane 30, the surfaces 32 having an insulating effect between said microstrips 17 and said earth plane 30.

10 As both microstrips 17 and earth plane 30 extend to the edges of the substrate 14, they will come into contact with the bonding shelf 13. In addition to the microstrips 12 situated on the bonding shelf 13, said microstrips corresponding to the microstrips 17 on the substrate 14, the bonding shelf 13 can also include a number of earthed conductors (not shown in the Figure) intended for electric contact with the earth plane 30. Furthermore, it will be understood that more than one chip 16 may be mounted on the substrate 14, in which case more microstrips 17 may be required on the substrate 14 and corresponding microstrips 12 required on the bonding shelf 13.

Figure 4 is a simplified illustration of another embodiment of the inventive arrangement. Not all earth planes for instance have been shown, for the sake of clarity. This second embodiment is an enlargement of the basic embodiment, which in the illustrated case is used more than once. As in Figure 2, Figure 3 illustrates a multilayer printed circuit board 20 that has a cavity 6. A chip 7 is mounted on the bottom of the cavity 6. Disposed higher up in the cavity 6 is a substrate 14 on which there is mounted a chip 16 that faces towards the bottom of the cavity 6. The printed circuit board 20 also includes a number of different conducting layers: earth planes 2, 10 and striplines 3, 11.

25

The Figure 4 embodiment differs from the Figure 2 embodiment in several ways. For instance, the board 20 of the Figure 4 embodiment is thicker than the board of the Figure 2 embodiment and the cavity 6 is deeper. Furthermore, the board 20 includes more layers on which a number of conductors 27, 28 and 29 are mounted. As several different conductors may be mounted on one and the same layer, the reader is referred to Figure 2 for a more detailed description. The substrate 14 also includes a further chip 21, which is mounted on the opposite side of the substrate 14 to that on which the chip 16 is mounted.

In the case of the Figure 4 embodiment, a further substrate 22 is disposed in the cavity 6. This substrate 22 is situated further from the bottom of the cavity 6 than the first mentioned substrate 14. This second substrate 22 has a similar construction to the substrate 14, as the substrate includes a number of chips 23, 24 on each side thereof, and a number of microstrips 25 and a pair of earth planes 26, 33. The substrate 22 and the components, chips 23, 24 and conductors mounted thereon is in electric contact with the board 20 in essentially the same way as the first substrate 14; see the above description of Figure 2.

In the basic arrangement according to the invention, the substrate 14 forms a cover for the cavity 6 and thus protects underlying chips 7, 16. If desired, a further chip or chips 21 may be mounted on the earth plane 15 of the substrate 14. If the cavity 6 has sufficient depth, the arrangement according to the basic embodiment can be used more than one time. This is achieved by mounting a further substrate 22 higher up in the cavity 6, as in the case of the second embodiment of the inventive arrangement. If the cavity 6 is large enough, more than one substrate according to the basic embodiment can be arranged in the same cavity 6 and on the same layer 1.

4 15

3.0

25

Because the cavity 6 is utilised for mounting chips in the vertical extension of said cavity, the surface area of the printed circuit board 20 is appropriated more effectively. This enables the board 20 to be made smaller.

5

The connection points between chip and substrate and board conductors may be more in number than what is shown in the Figures. It will be noted that no conductors and connections for, e.g., control and power supply have been included in the description or shown in any of the Figures. Moreover, the design of component parts may be varied and different materials and types of printed circuit boards may be used.

It will be understood that the invention is not limited to use in solely microwave applications, but that it can also be applied with more conventional multilayer printed circuit boards where high packing densities are desired.

It will also be understood that the invention is not restricted to the aforedescribed and illustrated embodiments thereof, and that modifications can be made within the scope of the accompanying Claims.

CLAIMS

An arrangement relating to a multilayer printed circuit 1. board (20) that includes a cavity (6) which encloses at component (7) which is connected first 5 one electrically to a conductor (4) in the printed circuit board (20), and a substrate (14) that includes at least one first earth plane (30) and a number of signal carrying conductors (17) arranged so that said earth plane or earth planes (30) and signal carrying conductors (17) are 10 mutually separated by insulating surfaces (32), wherein a component (16) is connected electrically to said signal carrying conductors (17) by means of a number of electric contact conductors (18), characterised in that the cavity (6) is formed by gradually narrowing recesses in a number 1.5 of the layers (1) of said board (20) such that said cavity (6) will include at least one shelf (13) on which a further number of signal carrying conductors (12) and earth planes (35) are disposed; and in that said substrate (14) is so arranged on and fixed to said shelf (13) that 20 said signal carrying conductors (17) and said earth plane or earth planes (30) on the substrate (14) corresponding signal carrying conductors 12 and earth plane or earth planes (35) on said shelf (13).

- 2. An arrangement according to Claim 1, characterised in that said component (16) has a free upper side that faces towards the bottom of the cavity (6).
- 30 3. An arrangement according to Claim 1, characterised in that the substrate (14) also includes a second earth plane (15).
- 4. An arrangement according to Claim 3, characterised in that said earth plane (15) is earthed by electric contact with

WO 00/79845 13 PCT/SE00/01011

an earth plane (2) on one free side of the printed circuit board (20) by means of a number of electrical contact conductors (19).

- 5 . An arrangement according to Claim 3, characterised in that the earth plane (15) is earthed by electric contact with said earth plane (30) on the substrate (14) by means of a number of conductive vias through the substrate (14).
- 10 6. An arrangement according to Claim 1, characterised in that said substrate (14) includes a second component (21) that is arranged so that said components (16, 21) are located on mutually opposite sides of the substrate (14).
- 7. An arrangement according to Claim 1, characterised in that said second substrate (22) has generally the same appearance as the first substrate (14), wherein said second substrate (22) is disposed on a second shelf (36) located further from the bottom of the cavity (6) than said first substrate (14).

1/2




Fig. 1






Fig. 2

2/2





INTERNATIONAL SEARCH REPORT

International application No.

PCT/SE 00/01011

A. CLASSIFICATION OF SUBJECT MATTER IPC7: H05K 1/00, H05K 3/46
According to International Patent Classification (IPC) or to both national classification and IPC **B. FIELDS SEARCHED** Minimum documentation searched (classification system followed by classification symbols) IPC7: H05K, H01L Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched SE, DK, FI, NO classes as above Electronic data base consulted during the international search (name of data base and, where practicable, search terms used) C. DOCUMENTS CONSIDERED TO BE RELEVANT Category ' Citation of document, with indication, where appropriate, of the relevant passages Relevant to claim No. A JP 7221211 A, (SUMITOMO ELECTRIC IND CO) 1995-08-18 1-7 (abstract) World Patents Index (online). London U.K.: Derwent Publications, Ltd. (retrieved on 2000-10-13). Retrieved from: EPO WPI Database DW199628, Accession No. 1996-271009 & JP 7221211 A, (SUMITOMO ELECTRIC IND LTD) 1995-12-26(abstract)(online)(retrieved on 2000-10-13) Retrieved from: EPO PAJ Database Further documents are listed in the continuation of Box C. See patent family annex. Special categories of cited documents: later document published after the international filing date or priority date and not in conflict with the application but cited to understand "A" document defining the general state of the art which is not considered the principle or theory underlying the invention to be of particular relevance erlier document but published on or after the international filing date document of particular relevance: the claimed invention cannot be considered novel or cannot be considered to involve an inventive document which may throw doubts on priority claim(s) or which is step when the document is taken alone cited to establish the publication date of another citation or other special reason (as specified) document of particular relevance: the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination "O" document referring to an oral disclosure, use, exhibition or other means being obvious to a person skilled in the art document published prior to the international filing date but later than the priority date claimed "&" document member of the same patent family Date of the actual completion of the international search Date of mailing of the international search report 18 -10- 2000 16 October 2000 Name and mailing address of the ISA, Authorized officer